Introduction
Due to the exponentially increasing size of integrated circuits tools for computer aided design have to cope with problems of rapidly growing complexity. This is especially true in the area of Automatic Test Pattern Generation (ATPG). Here, often a complete system of up to several million gates has to be considered. Therefore classical algorithms for ATPG, such as FAN [FS83] reach their limits. On the other hand algorithms for Boolean Satisfiability (SAT) have been dramatically improved in the recent past. This is due to the use of several advanced techniques in SAT solvers: * the DLL procedure [DLL62] , * dynamic learning [MS99] , * efficient implementation techniques [MZZ+01] , and * robust search heuristics [GN02] . These modern SAT solvers have been applied with success to search problems in different areas, e.g. artificial intelligence or formal verification. Also preliminary results have been presented for SAT-based ATPG. These tools transform the problem of ATPG into a SAT problem. This SAT [MZZ+01] is the core engine of PASSAT. A problem specific variable selection strategy is applied during the search process. Furthermore, structural information is embedded into the SAT problem in form of additional implications to aid the solver. Compared to the previous version of PASSAT the memory management during generation of the SAT instance for a given fault has been improved. As a result the SAT problem can be generated much more efficiently.
SAT-based ATPG
In the following we briefly review basic notations and definitions for the tool PASSAT [SFD+05] : the Dalgorithm, its application to SAT-based test pattern generation in TEGUS [SBS96] , and the improvements of PASSAT over TEGUS. The technique to handle circuits with tri-state elements and the use of unknown values is introduced. Then, different decision schemes for variable selection are explained.
A. D-Algorithm
The D-Algorithm [Rot66] Restricting the variable selection to fanout gates only has been proposed in FAN [FS83] for the first time. Again, the idea is to restrict the search space while getting a large number of implications from a single decision. Conflicts resulting from a decision are often due to a small region within the circuit. If fanout gates and primary inputs are selected instead of only primary inputs, conflict detection due to local inconsistencies becomes possible. Thus, internal conflicts are detected with less effort. PASSAT applies the VSIDS strategy to select fanout gates or primary inputs. The experiments in Section 4 show that some heuristics are quite robust, i.e. they can classify all faults, while others are fast for some faults but abort on others. Therefore an iterative approach turned out to be most effective:
1. One strategy is run with a given time out. 2. If the first strategy does not yield a test pattern a second, more robust, strategy is applied. This approach ensures, that a fast test pattern generation is carried out where possible, while a more sophisticated search is done for the remaining faults.
Memory Management
The main improvement of the advanced version of PASSAT over the one presented in [SFD+05] is the memory management. The naive way to register clauses in the clause database of the solver is to produce them one by one while traversing the circuit structure. When clauses are generated for a particular gate the corresponding memory has to be allocated. More efficient is the allocation of large blocks of memory for the storage of clauses as implemented in the new version of PASSAT. When storage space for clauses is ne-eded, a block of 64KB is allocated. Clauses in this block are stored in dynamic lists, the management of these lists is done by PASSAT instead of the operating system. While traversing the circuit the clauses are stored in. the current memory block. If no more space is available a new block is allocated. This memory is not freed between runs for different faults, i.e. in successive runs often no additional memory has to be allocated. In summary, only a few system calls for memory allocation are necessary. This memory management does not directly improve the SAT solving process, but reduces the time needed for CNF generation.
Experimental Results
So far only experimental data for the ISCAS benchmarks and first promising results for industrial circuits have been reported for PASSAT [SFD+05] . Further experimental studies on large industrial benchmarks from Philips Semiconductors GmbH are presented in the following. These studies open new insights in properties specific to SAT-based ATPG. A set of industrial circuits has been used for benchmarking. The name of each circuit indicates the number of gates of the corresponding circuit, e.g. circuit p44k has more than 44.000 gates. The experiments were carried out on an AMD Athlon 3300+ (2.2GHz, 1GB, Linux).
A. Different SATsolvers
In the first series of experiments different SAT solvers have been applied: Berkmin (v5.61) [GN02] , Grasp (v2004) [MS99] , Minisat (vl.13) [ES03] , Walksat (v45) [JT96] , and Zchaff [MMZ+01] . The SAT problem has been written into a data-file, then the different SAT solvers were applied to this problem. For all SAT solvers the default heuristics for variable selection, clause An important improvement over the earlier version of PASSAT is the memory management as introduced in Section 3. The speed-up gained from the memory management can be seen in Table 2 . All faults of the given benchmarks have been considered. Given are the run times to generate the problem instances in CNF and the run times to solve all the SAT instances in columns Eqn and SAT, respectively. Already for the small ISCAS benchmarks a significant speed-up was achieved. The time for SAT solving only varies slightly. The speed-up is due to the faster generation of the CNF descriptions. The same effects as for the small circuits are also observed for the industrial benchmark p88k. For such large circuits an improvement in generating the CNF is of even more importance. But also speeding up the SAT solver itself is desirable.
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E. Industrial Benchmarks
The individual techniques that were empirically validated in the previous sections yield a robust SATbased ATPG tool. The performance of PASSAT on industrial benchmarks is shown in Table 5 . The data columns are the same as explained previously. Furthermore, the peak memory requirements (Mem), the number of clauses (Cls) and variables (Var) are reported. As can be seen all faults of most circuits are classified efficiently. Even for the largest circuit p565k more than 97% of the faults were classified. Run times and memory requirements were moderate in all cases. In our experiments no direct relation between run time and circuit size can be observed. The run time is subject to the inherent complexity of the individual fault classification problems circuit. In contrast in the experiments the memory requirements are directly related to the circuit size.
Conclusions
An improved version of the SAT-based ATPG tool PASSAT has been presented. Techniques to improve the performance of CNF generation and SAT solving have been proposed and empirically validated. The overall performance of the tool even on large industrial benchmarks is remarkable.
